Electrical and Electronical Properties of Silicon Nanostructure Produced by Electronical Etching

Dr. B.G.Rasheed* & Dr. E.T.Saleem*

Received on: 18 /1/2009
Accepted on: 4/6/2009

Abstract

Porous silicon constituting silicon nanostructures layer have been produce on crystal silicon using different preparation condition in electronical etching process. The electrical properties of the PS/c-Si heterojunction were studied and adopted to obtain the electronic structure and construct the energy band diagram of the device. This device could be used in various applications and was found to be a staggered type.

Introduction

Heterojunction devices have been drawn a great attention in recent years mainly due to their use in optoelectronic field [1]. The properties of these heterojunction are of very importance when they are used as FET, bipolar transistor, light emitting diode and lasers[2].

The heterostructure PS/p-Si is considered as anisotype heterojunction since PS behaves like n-type semiconductor. The junction capacitance (C) of the anisotype heterojunction of abrupt type can be expressed as [3]:

\[ C = \left( \frac{q\varepsilon_1}{2(\varepsilon_1 N_A + \varepsilon_2 N_D)} \right) \left( V_a - V_0 \right)^{1/2} \]

where \( \varepsilon_1 \) and \( \varepsilon_2 \) are permittivity of narrow bandgap and wide band gap respectively, \( N_A \) and \( N_D \) are respectively the free carrier concentration of p-type and n-type semiconductors and \( V_a \) is the applied voltage.

Current Transport Mechanism of such Heterojunction could be explained According to any of the diffusion model, the emission model, and the recombination model [4,5,6], a relation between \( J \) and \( V \) is represented by:

\[ J \propto \exp \left( \frac{qV}{\eta kT} \right) \]

where \( q/kT \) is the reciprocal of volt equivalent of temperature and \( \eta \) is the diode factor.

The aim of this work is to obtain the electronic structure of the Ps/Si heterojunction and study the
Experimental details and measurements

A commercially available P-Si of square-shaped samples each of 1x2cm² area, of two different resistivity of (2.179, 0.0037)ohm.cm were prepared using a wire-cut machine. Those samples were etched with CP4 solution consisting of (HNO₃, CH₃COOH, HF) of ratios (3:3:5) to remove oxides. Then they were cleaned with alcohol and ultrasonic waves produced by Cerry PUL 125 device for 15 minutes then cleaned with water and ultrasonic waves for 15 minutes. Ohmic contacts were fabricated by evaporating 99.999 purity aluminum wires using Edwards coating system. The resistivity and type of conductivity of the Si substrates were measured by using (FPP) technique. P-S samples have been produced by the electrochemical etching process. The samples have been prepared at two different current density of 40, 60 mAmp/cm². Ohmic contacts were made on both, Ps and c-Si by deposition Al film respectively , After contact and assembly processes I-V characteristic under different operating temperatures for both sample. C-V characteristics of the produced heterojunction were measured using a PM6306 programmable LRC meter supplied by Fluke at 10 KHz and reverse bias voltage ranged from (0.5-5) V. The cross point (1/C²=0) of the (1/C²-V) curve represents the built-in potential (Vbi ) of the heterojunction [7]. The depletion layer width has been estimated using the following equation:

\[ \text{W} = \sqrt{\frac{2\kappa \cdot \phi_{bi}}{q \cdot N_s}} \]  

The energy band diagram of PS/c-Si heterojunction has been made theoretically depending on the experimental results, which are used in the analysis of the capacitance-voltage characteristics, photocurrent spectra, current - voltage characteristics and their temperature dependences. The Fermi level energy has been found according to the following equation:

\[ E_c - E_n = \frac{kT}{q} \ln\left( \frac{N_C}{N_D} \right) \]  

\[ E_F - E_v = \frac{kT}{q} \ln\left( \frac{N_V}{N_A} \right) \]

The difference between the two conduction band energies is denoted by \( \Delta E_c \) and the difference between the two valance band energies is denoted by \( \Delta E_v \).

\[ \Delta E_c = \chi_p - \chi_n \]  

\[ \Delta E_v = (E_{g_n} - E_{g_p}) \]  

and

\[ \Delta E_c - \Delta E_v = E_{g_n} - E_{g_p} = \Delta E_g \]

\[ \Delta E_c - \Delta E_v = E_{g_n} - E_{g_p} = \Delta E_g \]

\[ E_{g_n} \] and \( E_{g_p} \) are the energy of wide band and narrow gap material respectivity. On the other hand, current mechanism employs the emission model and it value given in the following equation[4]:

\[ I = A \exp\left[ -\frac{q(\Delta E_c - Vb)}{kT} \right] \left[ \exp\left(\frac{qV}{kT}\right) - 1 \right] \]

where \( V \) is the applied bias ,and \( x_1 < x_2 < x_1 + E_{g_1} \) and \( \phi_1 > \phi \)

Where \( x_1 , x_2 \) is the electron affinity for the two semiconductor materials
**Result and discussion**

C-V characteristic of heterojunction is shown in Figure (1), which is one of the most important measurements since it determines different parameters such as built-in potential, junction capacitance and junction type. The following figures give the C-V and $1/C^2$-$V$ measurements for both junctions at optimum etching current density. This result shows that the junction capacitance is inversely proportional to the bias voltage for all prepared samples. The C-V characteristics of the prepared device depends on the morphology and the porosity of the etched Si surface. It is clear from the same figure that the values of junction capacitance were increased with the substrate resistivities, this is related to the same reason by which the resistivity affects the prepared junction.

The reduction in the junction capacitance with increasing the bias voltage results from the expansion of depletion layer with the built-in potential. The depletion layer capacitance refers to the increment in the charge per unit area to the incremental change of the applied voltage. This property gives an indication of the behavior of the charge transition from the donor to the acceptor region, which was found to be "abrupt", this means that the depletion layer is constant and hence the carrier concentration will be constant at the depletion layer given in Figure (1) in which the etched surfaces contains a pore-like structures. A linear relationship between $C^2$ and reverse bias voltage was obtained for the structures. This linear relationship represents the heterojunction between the PS layer and c-Si. The value of the built-in potential for both substrate resistivity and different etching current density for the prepared junction has been obtained and it has been found to have different values depending on the properties of the prepared device since it represents the energy required by the electron to transfer from the c-Si to PS. The value of $V_{bi}$ is expected to depend on the Fermi level position in the conduction band at high carrier concentrations.

The relative permittivity $(\varepsilon_{PS})$ of the PS layer is determined from the C-V characteristics at the zero reverse bias voltage and the related result is given in table (1) for both resistivities respectively with different etching current density. It is clear that the relative permittivity $(\varepsilon_{PS})$ is changed with the etching current density for both resistivities, but in general its values at high resistivity are higher than for the lower one; this is due to the thickness of the resulting porous layer in the silicon wafer with high resistivity which is lower than that of the low resistivity. The variation in $\varepsilon_{PS}$ with the etching current density is related to the silicon dissolution in the porous layer with increasing etching current density. The width of the depletion layer ($W$) in the porous layer is related to $N_D$, $\varepsilon$ and the built-in potential ($V_{bi}$) using equation (3). Therefore, any change in the $N_D$ will change the depletion layer width and this makes the width of the depletion
layer inside the porous layer for the high resistive substrate is higher than the low resistive substrate. As the etching current increases the pore size increases as well as the depletion layer width. According to the C-V measurements, we can assume that the resulting junction is one-sided junction and extends in the silicon substrate side due to the depletion process in the porous layer. For the case of the wafer (2.179) Ω·cm, the carrier concentration changes from 1.97×10^{21} to 1.75×10^{21}; this is related to depletion process during etching. This process occurs either because of the energy gap widening from quantum confinement, which reduces the thermal generation of free carrier or because of trapping of free carrier. A typical energy band profile of two isolated pieces of n-and p-type semiconductors and an equilibrium energy band profile of an abrupt p-n heterojunction formed by bringing them into intimate contact will be given. The porous layer exhibits n-type conductivity when it is prepared from p-type Si substrate, which has been experimentally measured using four point probe device.

It is clear that the electron affinity of wide –band gap material (pS) (\( \chi_n \)) is higher than that of the substrate one (c-S)(\( \chi_p \)). The formation of a heterojunction with a such forbidden gap of the two material completely overlaps then this case is called staggered. In n-PS / p-Si an isotype heterojunction, coduction is carried out almost entirely by electrons ( the barrier to the transport of holes is much higher than the barrier seen by electrons ) and the current will be given by the current equation of the emission model eq (2). Figure (3 a, b, c, d ) gives J-V characteristic at different cooling temperatures at the range (273-261) K° and at the four different prepared samples of different current densities and resistivities. Figure (3a, b, c, d) gives the (saturation current density) Jo vs 1000/T for different samples prepared at different current densities and different resistivities. The decrease in J leads to decrease in Jo. The slope of this plot can give the value of the conduction band of set \( \Delta E_c \) through equation (5).

Neglecting interface parameters determine, the construction of the energy band digram for ( PS/c-Si ) heterojunction can be estimated by determining \( \Delta E_v \) from Figure (3) with aid of equation (6) depending on the value of \( \Delta E_c \) which has been found to be (0.06)eV hence the value of \( \Delta E_v \) was found to be about 1.09eV. This approximation has been used by many workers see e.g. refs [4,8]. The energy of Fermi level, Fermi level position ( Ec- Ef ) and ( Ef – Ev ) are calculated using equation (4)[9,10].

**Conclusion**

The band line up of an isotype heterojunction with the aid of I-V and C-V characteristic at 300 K has been calculated. The band diagram shows that the formed junction behave like a simple schottky barrier diode and the energy gab overlap formed a staggered type.

**References**

[1]-R. A.Ismail and M.Slmman, 2000 “fabrication and
characterization of PbS/Si heterojunction detector" J.Eng&Tech., Vol.19.
[4]- B.L.Sharma and R.K.Purohit 1974 "semiconductor hetrojunctions " Delhi – India , Copyright @
program pres Ltd.
[5]- D. F. Timokhov, F. P. Timokhov 2004 " Determination of Structure Parameters Of Porous Silicon"
Journal of Physical Studies V. 8, No. 2, p. 173_177.,
[7]-B.sppaval, G.herman1995 "Physics of Semiconductor" New York,
[8]- D. F. Timokhov, F. P. Timokhov, 2004," Determination of
structure parameters of porous silicon by the photoelectric method" Journals of physics studies V. 8, No. 2.
[9]-P. PANEK, 2004, "Effect of macroporous on optoelectric properties parameter of multicrystilline silicon solar cell
58, No. 12.

Table (1). The obtained results from the capacitance – voltage measurements.

<table>
<thead>
<tr>
<th>Resistivity Ohm.cm</th>
<th>Etching currnt mA</th>
<th>$\varepsilon_{ps}$</th>
<th>Nd cm$^{-3}$</th>
<th>$V_{bi}$</th>
<th>W Mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.179</td>
<td>60</td>
<td>4.938</td>
<td>1.97 * 10$^{21}$</td>
<td>0.33</td>
<td>2.6</td>
</tr>
<tr>
<td>2.179</td>
<td>40</td>
<td>2.457</td>
<td>1.75*10$^{21}$</td>
<td>0.34</td>
<td>2.46</td>
</tr>
<tr>
<td>0.00375</td>
<td>60</td>
<td>0.776</td>
<td>1.21*10$^{23}$</td>
<td>0.38</td>
<td>1.16</td>
</tr>
<tr>
<td>0.00375</td>
<td>40</td>
<td>0.956</td>
<td>1.24*10$^{23}$</td>
<td>0.37</td>
<td>1.14</td>
</tr>
</tbody>
</table>
Electrical and Electronical Properties of Silicon Nanostructure Produced by Electronical Etching

Figure (1) Junction capacitance as a function of the applied voltage.

Figure (2) $1/C^2$ Vs. reverse voltage

Figure (3) Current density at different cooling temperatures and at different substrate resistivities.
Figure (4) Saturated current density vs 1000/T and at different substrate resistivity.
Figure (5) Energy band diagram for PSi – c-Si heterojunction device prepared at optimum condition of 60mA current density and 0.00373 Ω.cm substrate resistivity.

\[
\begin{align*}
E_g &= 1.15 \text{ eV} \\
\Delta E_{fn} &= 0.32 \text{ eV} \\
\Delta E_{fp} &= 0.4 \text{ eV} \\
\Delta E_c &= 0.06 \text{ eV} \\
\Delta E_{bi} &= 0.35 \text{ eV} \\
\Delta E_{v} &= 1.09 \text{ eV} \\
\end{align*}
\]