

CHAPTER ONE


BIPOLAR JUNCTION TRANSISTORS

Two basic types of transistors are the bipolar junction transistor (BJT), which we will begin to study in this chapter, and the field-effect transistor (FET), which we will cover in later chapters. The BJT is used in two broad areas—as a linear amplifier to boost or amplify an electrical signal and as an electronic switch.

TRANSISTOR STRUCTURE


The BJT (bipolar junction transistor) is constructed with three doped semiconductor regions separated by two pn junctions, as shown in the epitaxial planar structure in Figure(1-1a). The three regions are called emitter, base, and collector. Physical representations of the two types of BJTs are shown in Figure 1-1(b) and (c). One type consists of two n regions separated by a p region (npn), and the other type consists of two p regions separated by an n region (pnp).

The pn junction joining the base region and the emitter region is called the base-emitter junction. The pn junction joining the base region and the collector region is called the base-collector junction, as indicated in Figure 1-1(b). A wire lead connects to each of the three regions, as shown. These leads are labeled E, B, and C for emitter, base, and collector. Respectively. The base region is lightly doped and very thin compared to the heavily doped emitter and the moderately doped collector regions.




Figure(1-1): Basic BJT construction.

Figure 1-2 shows the schematic symbols for the npn and pnp bipolar junction transistors. The term bipolar refers to the use of both holes and electrons as carriers in the transistor structure.



Figure(1-2): Standard BJT (bipolar junction transistor) symbols.

Figure 1-3 shows the proper bias arrangement for both npn and pnp transistors for active operation as an amplifier. Notice that in both cases the base-emitter (BE) junction is forward-biased and the base-collector (Be) junction is reverse-biased.



Figure(1-3): Forward-reverse bias of a BJT

TRANSISTOR CHARACTERISTICS AND PARAMETERS.

When a transistor is connected to dc bias voltages, as shown in Figure 1-4 for both npn and pnp types. V_{BB} forward-biases the base-emitter junction, and V_{CC} reverse-biases the base-collector junction..




Figure 1-4: Transistor dc bias circuits

The ratio of the dc collector current (I_C) to the dc base current (I_B) is the dc beta (β_{DC}), which is the dc current gain of a transistor.

$$\beta_{DC} = \frac{I_C}{I_B}$$

Typical values of β_{DC} range from less than 20 to 200 or higher. β_{DC} is usually designated as an equivalent hybrid (h) parameter, h_{FE} , on transistor data sheets.

$$h_{FE} = \beta_{DC}$$

The ratio of the dc collector current (I_C) to the dc emitter current (I_E) is the dc alpha (α_{DC}). The alpha is a less-used parameter than beta in transistor circuits.

$$\alpha_{DC} = \frac{I_C}{I_E}$$

Typically, values of α_{DC} range from 0.95 to 0.99 or greater, but α_{DC} is always less than 1. The reason is that I_C is always slightly less than I_E by the amount of I_B . For example, if $I_E = 100$ mA and $I_B = 1$ mA, then $I_C = 99$ mA and $\alpha_{DC} = 0.99$.

Current and Voltage Analysis

Consider the basic transistor bias circuit configuration in Figure 4-7. Three transistor dc currents and three dc voltages can be identified.

I_B : dc base current
 I_E : dc emitter current
 I_C : dc collector current
 V_{BE} : dc voltage at base with respect to emitter
 V_{CB} : dc voltage at collector with respect to base
 V_{CE} : dc voltage at collector with respect to emitter




Figure 1-5 : Transistor currents and voltages.

$$V_{BE} = 0.7 \text{ V}$$

$$V_{RB} = V_{BB} - V_{BE}$$

Also, by Ohm's law,

$$V_{RB} = I_B R_B$$

Substituting for V_{RB} yields

$$I_B R_B = V_{BB} - V_{BE}$$

Solving for I_B ,

$$I_B = \frac{V_{BB} - V_{BE}}{R_B}$$

The voltage at the collector with respect to the grounded emitter is

$$V_{CE} = V_{CC} - V_{RC}$$

Since the drop across R_C is

$$V_{RC} = I_C R_C$$

the voltage at the collector can be written as:

$$V_{CE} = V_{CC} - I_C R_C$$

where $I_C = \beta I_B$

The voltage across the reverse-biased collector-base junction is

$$V_{CB} = V_{CE} - V_{BE}$$

Example

Determine I_B , I_C , I_E , V_{BE} , V_{CE} , and V_{CB} in the circuit of Figure 1-5. The transistor has a $\beta_{DC} = 150$.




Figure1-6:

Solution:

$V_{BE} = 0.7$ V. Calculate the base, collector, and emitter currents as follows:

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{5 \text{ V} - 0.7 \text{ V}}{10 \text{ k}\Omega} = 430 \mu\text{A}$$

$$I_C = \beta_{DC} I_B = (150)(430 \mu\text{A}) = 64.5 \text{ mA}$$

$$I_E = I_C + I_B = 64.5 \text{ mA} + 430 \mu\text{A} = 64.9 \text{ mA}$$

Solve for V_{CE} and V_{CB}

$$V_{CE} = V_{CC} - I_C R_C = 10 \text{ V} - (64.5 \text{ mA})(100 \Omega) = 10 \text{ V} - 6.45 \text{ V} = 3.55 \text{ V}$$

$$V_{CB} = V_{CE} - V_{BE} = 3.55 \text{ V} - 0.7 \text{ V} = 2.85 \text{ V}$$

Since the collector is at a higher voltage than the base, the collector-base junction is reverse-biased.

Collector Characteristic Curves

Using a circuit like that shown in Figure 1-7(a), you can generate a set of collector characteristic curves that show how the collector current, I_C varies with the collector-to-emitter voltage, V_{CE} for specified values of base current, I_B . Notice in the circuit diagram that both V_{BB} and V_{CC} are variable sources of voltage.

Assume that V_{BB} is set to produce a certain value of I_B and V_{CC} is zero. For this condition, both the base-emitter junction and the base-collector junction are forward-biased because the base is at approximately 0.7 V while the emitter and the collector are at 0 V. The base current is through the base-emitter junction because of the low impedance path to ground and, therefore, I_C is zero. When both junctions are forward-biased, the transistor is in the saturation region of its operation.

As V_{CC} is increased, V_{CE} increases gradually as the collector current increases. This is indicated by the portion of the characteristic curve between points A and B in Figure 1-7(b). I_C increases as V_{CC} is increased because V_{CE} remains less than 0.7 V due to the forward-biased base-collector junction.

Ideally, when V_{CE} exceeds 0.7 V, the base-collector junction becomes reverse-biased and the transistor goes into the active or linear region of its operation. Once the base-collector junction is reverse-biased, I_C levels off and remains essentially constant for a given value of I_B as V_{CE} continues to increase. Actually, I_C increases very slightly as V_{CE} increases due to widening of the base-collector depletion region. This results in fewer holes for recombination in the base region which effectively causes a slight increase in β_{DC} . This is shown by the portion of the characteristic curve between points B and C in Figure 1-7(b). For this portion of the characteristic curve, the value of I_C is determined only by the relationship expressed as $I_C = \beta_{DC} I_B$.

When V_{CE} reaches a sufficiently high voltage, the reverse-biased base-collector junction goes into breakdown; and the collector current increases rapidly as indicated by the part of the curve to the right of point C in Figure 1-7(b). A transistor should never be operated in this breakdown region.

A family of collector characteristic curves is produced when I_C versus V_{CE} is plotted for several values of I_B , as illustrated in Figure 1-7(c). When $I_B = 0$, the transistor is in the cutoff region although there is a very small collector leakage current as indicated. The amount of collector leakage current for $I_B = 0$ is exaggerated on the graph for illustration.




Figure1-7: Collector characteristic curves.

Example:

Sketch an ideal family of collector curves for the circuit in Figure 1-8 for $I_B = 5\ \mu\text{A}$ to $25\ \mu\text{A}$ in $5\ \mu\text{A}$ increments. Assume $\beta_{DC} = 100$ and that V_{CE} does not exceed breakdown..

Solution:

Using the relationship $I_C = \beta_{DC} I_B$ values of I_C are calculated and tabulated in Table 1-1. The resulting curves are plotted in Figure 1-9. These are ideal curves because the slight increase in I_C for a given value of I_B as V_{CE} increases in the active region is neglected.

Table 1-1

I_B	I_C
$5 \mu A$	0.5 mA
$10 \mu A$	1.0 mA
$15 \mu A$	1.5 mA
$20 \mu A$	2.0 mA
$25 \mu A$	2.5 mA




Figure1-9

Cutoff:

As previously mentioned, when $I_B = 0$, the transistor is in the cutoff region of its operation. This is shown in Figure 1-10 with the base lead open, resulting in a base current of zero. Under this condition, there is a very small amount of collector leakage current, I_{CEO} , due mainly to thermally produced carriers. Because I_{CEO} is extremely small, it will usually be neglected in circuit analysis so that $V_{CE} = V_{CC}$. In cutoff, both the base-emitter and the base-collector junctions are reverse-biased.




Figure1-10: Cutoff: Collector leakage current ($I_{C_{EO}}$) is extremely small and is usually neglected. Base-emitter and base-collector junctions are reverse-biased.

Saturation:

When the base-emitter junction becomes forward-biased and the base current is increased, the collector current also increases ($I_C = \beta_{DC} I_B$) and V_{CE} decreases as a result of more drop across the collector resistor ($V_{CE} = V_{CC} - I_C R_C$). This is illustrated in Figure 1-11. When V_{CE} reaches its saturation value, $V_{CE(sat)}$, the base-collector junction becomes forward-biased and I_C can increase no further even with a continued increase in I_B . At the point of saturation, the relation $I_C = \beta_{DC} I_B$ is no longer valid. $V_{CE(sat)}$ for a transistor occurs somewhere below the knee of the collector curves, and it is usually only a few tenths of a volt for silicon transistors.




FIGURE 1-11
DC load line:

Cutoff and saturation can be illustrated in relation to the collector characteristic curves by the use of a load line. Figure 4-12 Shows a de load line drawn on a family of curves connecting the cutoff point and the saturation point. The bottom of the load line is at ideal cutoff where $I_C = 0$ and $V_{CE} = V_{CC}$. The top of the load line is at saturation where $I_C = I_{C(sat)}$ and $V_{CE} = V_{CE(sat)}$ - In between cutoff and saturation along the load line is the active region of the transistor's operation.




Figure1-12

Example:

Determine whether or not the transistor in Figure 4-13 is in saturation. Assume $V_{CE(sat)} = 0.2 \text{ V}$.




Figure1-13

Solution

First, determine $I_{C(sat)}$:

$$I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C} = \frac{10 \text{ V} - 0.2 \text{ V}}{1.0 \text{ k}\Omega} = \frac{9.8 \text{ V}}{1.0 \text{ k}\Omega} = 9.8 \text{ mA}$$

Now, see if I_B is large enough to produce $I_{C(sat)}$.

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{3 \text{ V} - 0.7 \text{ V}}{10 \text{ k}\Omega} = \frac{2.3 \text{ V}}{10 \text{ k}\Omega} = 0.23 \text{ mA}$$

$$I_C = \beta_{DC} I_B = (50)(0.23 \text{ mA}) = 11.5 \text{ mA}$$

This shows that with the specified β_{DC} , this base current is capable of producing an I_C greater than $I_C(\text{sat})$. Therefore, the transistor is saturated, and the collector current value of 11.5 mA is never reached. If you further increase I_B the collector current remains at its saturation value.

Maximum Transistor Ratings:

A transistor, like any other electronic device, has limitations on its operation. These limitations are stated in the form of maximum ratings and are normally specified on the manufacturer's data sheet. Typically, maximum ratings are given for collector-to-base voltage, collector-to-emitter voltage, emitter-to-base voltage, collector current, and power dissipation. The product of V_{CE} and I_C must not exceed the maximum power dissipation. Both V_{CE} and I_C cannot be maximum at the same time. If V_{CE} is maximum, I_C can be calculated as:

$$I_C = \frac{P_{D(\text{max})}}{V_{CE}}$$

If I_C is maximum, V_{CE} can be calculated by rearranging the above Equation as follows:

$$V_{CE} = \frac{P_{D(\text{max})}}{I_C}$$

For any given transistor, a maximum power dissipation curve can be plotted on the collector characteristic curves, as shown in Figure 1-14(a). These values are tabulated in Figure 1-14(b). Assume $P_{D(\text{max})}$ is 500 mW, $V_{CE(\text{max})}$ is 20 V, and $I_{C(\text{max})}$ is 50 mA. The curve shows that this particular transistor cannot be operated in the shaded portion of the graph. $I_{C(\text{max})}$ is the limiting rating between points A and B, $P_{D(\text{max})}$ is the limiting rating between points B and C, and $V_{CE(\text{max})}$ is the limiting rating between points C and D.




Figure1-14

Example:

A certain transistor is to be operated with $V_{CE} = 6 \text{ V}$. If its maximum Power rating is 250 mW. what is the most collector current that it can handle?

Solution

$$I_C = \frac{P_{D(max)}}{V_{CE}} = \frac{250 \text{ mW}}{6 \text{ V}} = 41.7 \text{ mA}$$

Remember that this is not necessarily the maximum I_C . The transistor can handle more collector current if V_{CE} is reduced, as long as $P_D(max)$ is not exceeded.

Example:

The transistor in Figure 1-15 has the following maximum ratings: $P_D(max) = 800 \text{ mW}$, $V_{CEmax} = 15 \text{ V}$, and $I_C(max) = 100 \text{ mA}$. Determine the maximum value to which V_{CC} can be adjusted without exceeding a rating. Which rating would be exceeded first?




Figure1-15

Solution

First find I_B so that you can determine I_C

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{5 \text{ V} - 0.7 \text{ V}}{22 \text{ k}\Omega} = 195 \mu\text{A}$$

$$I_C = \beta_{DC} I_B = (100)(195 \mu\text{A}) = 19.5 \text{ mA}$$

I_E is much less than $I_C(\text{max})$ and will not change with V_{CC} . It is determined only by I_B and β_{DC} . The voltage drop across R_C is

$$V_{RC} = I_C R_C = (19.5 \text{ mA})(1.0 \text{ k}\Omega) = 19.5 \text{ V}$$

Now you can determine the value of V_{CC} when $V_{CE} = V_{CE(\text{max})} = 15 \text{ V}$.

$$V_{RC} = V_{CC} - V_{CE}$$

So,

$$V_{CC(\text{max})} = V_{CE(\text{max})} + V_{RC} = 15 \text{ V} + 19.5 \text{ V} = 34.5 \text{ V}$$

V_{CC} can be increased to 34.5 V, under the existing conditions, before $V_{CE(\text{max})}$ is exceeded. However, at this point it is not known whether or not $P_D(\text{max})$ has been exceeded.

$$P_D = V_{CE(\text{max})} I_C = (15 \text{ V})(19.5 \text{ mA}) = 293 \text{ mW}$$

Since $P_D(\text{max})$ is 800 mW, it is not exceeded when $V_{CC} = 34.5 \text{ V}$. So, $V_{CE(\text{max})} = 15 \text{ V}$ is the limiting rating in this case. If the base current is removed causing the transistor to turn off, $V_{CE(\text{max})}$ will be exceeded first because the entire supply voltage, V_{CC} will be dropped across the transistor.

THE TRANSISTOR AS AN AMPLIFIER

As you have learned, a transistor amplifies current because the collector current is equal to the base current multiplied by the current gain, β . The base current in a

transistor is very small compared to the collector and emitter currents. Because of this, the collector current is approximately equal to the emitter current.

With this in mind, let's look at the circuit in Figure 1-16(a). An ac voltage, V_{in} , is superimposed on the dc bias voltage V_{BB} by connecting them in series with the base resistor, R_B , as shown. The dc bias voltage V_{CC} is connected to the collector through the collector resistor, R_C .




Figure 1-16 Basic transistor amplifier circuit.

The ac input voltage produces an ac base current, which results in a much larger ac collector current. The ac collector current produces an ac voltage across R_C , thus producing an amplified, but inverted, reproduction of the ac input voltage in the active region of operation, as illustrated in Figure 1-16(b).

The forward-biased base-emitter junction presents a very low resistance to the ac signal. This internal ac emitter resistance is designated r_e . In Figure 1-16(a), the ac emitter current is

$$I_e \cong I_c = \frac{V_b}{r_e}$$

The ac collector voltage, V_c , equals the ac voltage drop across R_C .

$$V_c = I_c R_C$$

Since $I_c = I_e$, the ac collector voltage is

$$V_c = I_e R_C$$

V_b can be considered the transistor ac input voltage where $V_b = V_{in} - I_b R_B$,

V_c can be considered the transistor ac output voltage. The ratio of V_c to V_b is the ac voltage gain, A_v , of the transistor circuit.

$$A_v = \frac{V_c}{V_b}$$

Substituting $I_e R_c$ for V_c and $I_e r_e$ for V_b yields

$$A_v = \frac{V_c}{V_b} \cong \frac{I_e R_C}{I_e r'_e}$$

The I_e terms cancel; therefore,

$$A_v \cong \frac{R_C}{r'_e}$$

Since R_c is always considerably larger in value than r_e , the output voltage is always greater than the input voltage. Various types of amplifiers are covered in detail in later chapters.

Example: Determine the voltage gain and the ac output voltage in Figure 1-17 if $r_e = 50 \Omega$.




Figure 1-17

Solution

The voltage gain is

$$A_v \cong \frac{R_C}{r'_e} = \frac{1.0 \text{ k}\Omega}{50 \Omega} = 20$$

Therefore, the ac output voltage is

$$V_{out} = A_v V_b = (20)(100 \text{ mV}) = 2 \text{ V rms}$$

THE TRANSISTOR AS A SWITCH

Figure 1-18 illustrates the basic operation of the transistor as a switching device. In part (a), the transistor is in the cutoff region because the base-emitter junction is not forward-biased. In this condition, there is, ideally, an open between collector and emitter, as indicated by the switch equivalent. In part (b), the transistor is in the saturation region because the base-emitter junction and the base-collector junction are forward-biased and the base current is made large enough to cause the collector current to reach its saturation value. In this condition, there is, ideally, a short between collector and emitter, as indicated by the switch equivalent. Actually, a voltage drop of up to a few tenths of a volt normally occurs, which is the saturation voltage, $V_{CE(sat)}$.

Conditions in Cutoff: As mentioned before, a transistor is in the cutoff region when the base-emitter junction is not forward-biased. Neglecting leakage current, all of the currents are zero, and V_{CE} is equal to V_{CC} .

$$V_{CE(cutoff)} = V_{CC}$$

Conditions in Saturation: As you have learned, when the base-emitter junction is forward-biased and there is enough base current to produce a maximum collector current, the transistor is saturated. The formula for collector saturation current is:

$$I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C}$$




figure1-17: Ideal switching action of a transistor.

Since $V_{CE(sat)}$ is very small compared to V_{CC} , it can usually be neglected.
 The minimum value of base current needed to produce saturation is

$$I_{B(min)} = \frac{I_{C(sat)}}{\beta_{DC}}$$

I_B should be significantly greater than $I_{B(min)}$ to keep the transistor well into saturation.

Example:

- (a) For the transistor circuit in Figure 1-18, what is V_{CE} when $V_{IN} = 0$ V?
 (b) What minimum value of I_B is required to saturate this transistor if β_{DC} is 200? Neglect $V_{CE(sat)}$
 (c) Calculate the maximum value of R when $V_{IN} = 5$ V.




Figure 1-18

Solution

- (a) When $V_{IN} = 0$ V, the transistor is in cutoff (acts like an open switch) and

$$V_{CE} = V_{CC} = 10 \text{ V}$$

- (b) Since $V_{CE(sat)}$ is neglected (assumed to be 0 V),

$$I_{C(sat)} = \frac{V_{CC}}{R_C} = \frac{10 \text{ V}}{1.0 \text{ k}\Omega} = 10 \text{ mA}$$

$$I_{B(min)} = \frac{I_{C(sat)}}{\beta_{DC}} = \frac{10 \text{ mA}}{200} = 50 \mu\text{A}$$

This is the value of I_B necessary to drive the transistor to the point of saturation. Any further increase in I_B will drive the transistor deeper into saturation but will not increase I_C .

(c) When the transistor is on, $V_{BE} \cong 0.7 \text{ V}$. The voltage across R_B is

$$V_{R_B} = V_{IN} - V_{BE} \cong 5 \text{ V} - 0.7 \text{ V} = 4.3 \text{ V}$$

Calculate the maximum value of R_B needed to allow a minimum I_B of $50 \mu\text{A}$ by Ohm's law as follows:

$$R_{B(\text{max})} = \frac{V_{R_B}}{I_{B(\text{min})}} = \frac{4.3 \text{ V}}{50 \mu\text{A}} = 86 \text{ k}\Omega$$

A Simple Application of a Transistor Switch

The transistor in Figure 1-19 is used as a switch to turn the LED on and off. For example, a square wave input voltage with a period of 2 s is applied to the input as indicated. When the square wave is at 0 V, the transistor is in cutoff; and since there is no collector current, the LED does not emit light. When the square wave goes to its high level, the transistor saturates. This forward-biases the LED, and the resulting collector current through the LED causes it to emit light. Thus, the LED is on for 1 s and off for 1 s.






Figure1-19

SUMMARY OF BIPOLAR JUNCTION TRANSISTORS


SYMBOLS




CURRENTS AND VOLTAGES



AMPLIFICATION



CUTOFF AND SATURATION



Self Test

- For operation as an amplifier, the base of an npn transistor must be
 - positive with respect to the emitter
 - negative with respect to the emitter
 - positive with respect to the collector
 - 0 V
- The emitter current is always
 - greater than the base current
 - greater than the collector current
 - less than the collector current
 - equal to the collector current
- The 3DC of a transistor is its
 - current gain
 - voltage gain
 - power gain
 - internal resistance
- If I_e is 50 times larger than I_B then 3DC is
 - less than the collector current
 - 50
 - 0.02
 - 500

7. The approximate voltage across the forward-biased base-emitter junction of a silicon BJT is
- (a) 0 V
 - (b) 0.7 V
 - (c) 0.3 V
 - (d) V_{BE}
8. The bias condition for a transistor to be used as a linear amplifier is called
- (a) forward-reverse (b) forward-forward (c) reverse-reverse (d) collector bias
9. If the output of a transistor amplifier is 5 V rms and the input is 100 mV rms, the voltage gain is
- (a) 5
 - (b) 500
 - (c) 50
 - (d) 100
10. When operated in cutoff and saturation, the transistor acts like a
- (a) linear amplifier (b) switch (c) variable capacitor (d) variable resistor
11. In cutoff, V_{CE} is
- (a) 0 V (b) $V_{CE(sat)}$
 - (c) equal to V_{EC} (d) answers (a) and (b)
12. In saturation, V_{CE} is
- (a) 0.7 V (b) equal to V_{CC} (c) $V_{CE(sat)}$
13. To saturate a BJT,
- (a) $I_E = I_{C(sat)}$ (b) $I_E > I_{C(sat)}$
 - (c) V_{EE} must be at least 10 V (d) the emitter must be grounded
14. Once in saturation, a further increase in base current will
- (a) cause the collector current to increase
 - (b) not affect the collector current
 - (c) maximum
 - (d) answers (c) and (d)
 - (e) maximum
 - (f) cause the collector current to decrease
 - (g) turn the transistor off
15. If the base-emitter junction is open, the collector voltage is
- (a) V_{CC} (b) 0 V (c) floating (d) 0.2 V


PROBLEMS

Basic Transistor Operation

3. Why is the base current in a transistor so much less than the collector current?
4. In a certain transistor circuit, the base current is 2 percent of the 30 mA emitter current. Determine the collector current

Transistor Characteristics and Parameters

7. What is the α_{DC} when $I_C = 8.23$ mA and $I_E = 8.69$ mA?
8. A certain transistor has an $I_C = 25$ mA and an $I_B = 200$ μ A. Determine the β_{DC} .
9. What is the β_{DC} of a transistor if $I_C = 20.5$ mA and $I_E = 20.3$ mA?
10. What is the α_{DC} if $I_C = 5.35$ mA and $I_B = 50$ μ A?
11. A certain transistor exhibits an α_{DC} of 0.96. Determine I_C when $I_E = 9.35$ mA.
12. A base current of 50 μ A is applied to the transistor in Figure 4-45. and a voltage of 5 V is dropped across R_C . Determine the β_{DC} of the transistor.



15. Find V_{CE} , V_{BE} , and V_{CB} in both circuits of Figure 4-47.




Figure 4-47

18. Determine the terminal voltages of each transistor with respect to ground for each circuit in Figure 4-49. Also determine V_{CE} , V_{BE} , and V_{CB} .




Figure 4-49

19. If the β_{DC} in Figure 4-49(a) changes from 100 to 150 due to a temperature increase, what is the change in collector current?

20. A certain transistor is to be operated at a collector current of 50 mA. How high can V_{CE} go without exceeding a $PD(\max)$ of 1.2 W?

21. The power dissipation derating factor for a certain transistor is 1 mW/C. The $P_D(\text{max})$ is 0.5 W at 25°C. What is $P_D(\text{max})$ at 100°C?

The Transistor as an Amplifier

22. A transistor amplifier has a voltage gain of 50. What is the output voltage when the input voltage is 100 mV?

23. To achieve an output of 10 V with an input of 300 mV, what voltage gain is required?

24. A 50 mV signal is applied to the base of a properly biased transistor with $r_{e'} = 10\Omega$ and $R_c = 560\Omega$. Determine the signal voltage at the collector.

The Transistor as a Switch

25. Determine $I_{C(\text{sat})}$ for the transistor in Figure 4-50. What is the value of I_B necessary to produce saturation? What minimum value of V_{IN} is necessary for saturation? Assume $V_{CE(\text{sat})} = 0$ v.




Figure4-50

26. The transistor in Figure 4-51 has a β_{DC} of 50. Determine the value of R_B required to ensure saturation when V_{IN} is 5 V. What must V_{IN} be to cut off the transistor? Assume $V_{CE(\text{sat})} = 0$ v.




Figure4-51

CHAPTER TWO

Transistor Bias Circuits

DC Bias

Bias establishes the de operating point for proper linear operation of an amplifier. If an amplifier is not biased with correct dc voltages on the input and output, it can go into saturation or cutoff when an input signal is applied. Figure 2-1 shows the effects of proper and improper dc biasing of an inverting amplifier.




Figure2-1: Examples of linear and nonlinear operation of an inverting amplifier.

Graphical Analysis: The transistor in Figure 2-2(a) is biased with variable voltages V_{CC} and V_{BB} to obtain certain values of I_B , I_C , I_E , and V_{CE} . The collector characteristic curves for this particular transistor are shown in Figure 2-2(b); we will use these curves to graphically illustrate the effects of dc bias.




Figure2-2: A dc-biased transistor circuit with variable bias voltages (V_{BB} and V_{CC}) for generating the collector characteristic curves shown in part (b).

In Figure 2-3, we assign three values to I_B and observe what happens to I_C and V_{CE} . First, V_{BB} is adjusted to produce an I_B of 200 μA , as shown in Figure 2-3(a). Since $I_C = \beta_{DC} I_B$,

the collector current is 20 mA, as indicated, and $V_{CE} = V_{CC} - I_C R_C = 10 \text{ V} - (20 \text{ mA})(220 \Omega) = 10 \text{ V} - 4.4 \text{ V} = 5.6 \text{ V}$

This Q-point is shown on the graph of Figure 2-3(a) as Q₁.

Next, as shown in Figure 2-3(b), V_{BB} is increased to produce an I_B of 300 μA and an I_C of 30 mA.

$$V_{CE} = 10 \text{ V} - (30 \text{ mA})(220 \Omega) = 10 \text{ V} - 6.6 \text{ V} = 3.4 \text{ V}$$

The Q-point for this condition is indicated by Q₂ on the graph.

Finally, as in Figure 2-3(c), V_{BB} is increased to give an I_B of 400 μA and an I_C of 40 mA.

$$V_{CE} = 10 \text{ V} - (40 \text{ mA})(220 \Omega) = 10 \text{ V} - 8.8 \text{ V} = 1.2 \text{ V}$$

Q₃ is the corresponding Q-point on the graph.

DC Load Line: Notice that when I_B increases, I_C increases and V_{CE} decreases. When I_B decreases, I_C decreases and V_{CE} increases. As V_{BB} is adjusted up or down, the dc operating point of the transistor moves along a sloping straight line, called the dc load line, connecting each separate Q-point. At any point along the line, values of I_B , I_C , and V_{CE} can be picked off the graph, as shown in Figure 2-4.

The dc load line intersects the V_{CE} axis at 10 V, the point where $V_{CE} = V_{CC}$. This is the transistor cutoff point because I_B and I_C are zero (ideally). Actually, there is a small leakage current, I_{CBO} , at cutoff as indicated, and therefore V_{CE} is slightly less than 10 V but normally this can be neglected.

The dc load line intersects the I_C axis at 45.5 mA ideally. This is the transistor saturation point because I_C is maximum at the point where $V_{CE} = 0 \text{ V}$ and $I_C = V_{CC}/R_C$.

Actually, there is a small voltage ($V_{CE(sat)}$) across the transistor, and ($I_{C(sat)}$) is slightly less than 45.5 mA, as indicated in Figure 2-4. Note that Kirchhoff's voltage law applied around the collector loop gives

$$V_{CC} - I_C R_C - V_{CE} = 0$$

This results in a straight line equation for the load line of the form $y = mX + b$ as follows:

$$I_C = -\left(\frac{1}{R_C}\right)V_{CE} + \frac{V_{CC}}{R_C}$$

where $-1/R_C$ is the slope and V_{CC}/R_C is the y-axis intercept point.

Linear Operation: The region along the load line including all points between saturation and cutoff is generally known as the linear region of the transistor's operation. As long as the transistor is operated in this region, the output voltage is ideally a linear reproduction of the input. Figure 2-5 shows an example of the linear operation of a transistor.




Figure 2-3: Illustration of Q-point adjustment.




Figure 2-4: DC load line.




Figure2-5: Variations in collector current and collector-to-emitter voltage as a result of a variation in base current. Notice that ac quantities are indicated by lowercase italic subscripts.

Waveform Distortion As previously mentioned, under certain input signal conditions the location of the Q-point on the load line can cause one peak of the V_{ce} waveform to be limited or clipped, as shown in parts (a) and (b) of Figure 2-6. In each case the input signal is too large for the Q-point location and is driving the transistor into cutoff or saturation during a portion of the input cycle. When both peaks are limited as in Figure 2-6(c), the transistor is being driven into both saturation and cutoff by an excessively large input signal. When only the positive peak is limited, the transistor is being driven into cutoff but not saturation. When only the negative peak is limited, the transistor is being driven into saturation but not cutoff.





Figure2-6

Example

Determine the Q-point for the circuit in Figure 5-7. Find the maximum peak value of base current for linear operation. Assume $\beta_{DC} = 200$.

FIGURE 5-7



Solution The Q-point is defined by the values of I_C and V_{CE} . Find these values by using formulas you learned in Chapter 4.

$$I_B = \frac{V_{BB} - V_{BE}}{R_B} = \frac{10 \text{ V} - 0.7 \text{ V}}{47 \text{ k}\Omega} = 198 \mu\text{A}$$

$$I_C = \beta_{DC} I_B = (200)(198 \mu\text{A}) = 39.6 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C = 20 \text{ V} - 13.07 \text{ V} = 6.93 \text{ V}$$

The Q-point is at $I_C = 39.6 \text{ mA}$ and at $V_{CE} = 6.93 \text{ V}$.

Since $I_{C(\text{sat})} = 0$, you need to know $I_{C(\text{sat})}$ to determine how much variation in collector current can occur and still maintain linear operation of the transistor.

$$I_{C(\text{sat})} = \frac{V_{CC}}{R_C} = \frac{20 \text{ V}}{330 \Omega} = 60.6 \text{ mA}$$

The dc load line is graphically illustrated in Figure 5-8, showing that before saturation is reached, I_C can increase an amount ideally equal to


$$I_{C(\text{sat})} - I_{CQ} = 60.6 \text{ mA} - 39.6 \text{ mA} = 21 \text{ mA}$$

However, I_C can decrease by 39.6 mA before cutoff ($I_C = 0$) is reached. Therefore, the limiting excursion is 21 mA because the Q-point is closer to saturation than to cutoff. The 21 mA is the maximum peak variation of the collector current. Actually, it would be slightly less in practice because $V_{CE(\text{sat})}$ is not quite zero.

Determine the maximum peak variation of the base current as follows:

$$I_{B(\text{max})} = \frac{I_{C(\text{max})}}{\beta_{DC}} = \frac{21 \text{ mA}}{200} = 105 \mu\text{A}$$

FIGURE 5-8



VOLTAGE-DIVIDER BIAS

A dc bias voltage at the base of the transistor can be developed by a resistive voltage-divider that consists of R_1 and R_2 , as shown in Figure 2-7. V_{CC} is the dc collector supply voltage. Two current paths are between point A and ground: one through R_2 and the other through the base-emitter junction of the transistor and R_E .




Figure2-7: Voltage-divider bias.

Input Resistance at the Transistor Base

To develop a formula for the dc input resistance at the base of a transistor, we will use the diagram in Figure 2-8 V_{IN} is applied between base and ground, and I_{IN} is the current into the base as shown. By Ohm's law,

$$R_{IN(\text{base})} = V_{IN} / I_{IN}$$

Kirchhoff's voltage law applied around the base-emitter circuit yields

$$V_{IN} = V_{BE} + I_E R_E$$

With the assumption that $V_{BE} \ll I_E R_E$, the equation reduces to

$$V_{IN} \approx I_E R_E$$

Now, since $I_E \approx I_C = \beta_{DC} I_B$,

$$V_{IN} \approx \beta_{DC} I_B R_E$$




Figure2-8

The input current is the base current:

$$I_{IN} = I_B$$

By substitution.


$$R_{in(base)} = V_{IN} / I_{IN} = \beta_{DC} I_B R_E / I_B$$

$$R_{in(base)} = \beta_{DC} R_E$$

Example

Determine the dc input resistance looking in at the base of the transistor in Figure 5-12. $\beta_{DC} = 125$.

FIGURE 5-12



Solution $R_{in(base)} \approx \beta_{DC} R_E = (125)(1.0 \text{ k}\Omega) = 125 \text{ k}\Omega$

Analysis of a Voltage-Divider Bias Circuit

A voltage-divider biased NPN transistor is shown in Figure 5-13(a). Let's begin the analysis by determining the voltage at the base using the voltage-divider formula, which is developed as follows:

$$R_{IN(\text{base})} = \beta_{DC} R_E$$

The total resistance from base to ground is

$$R_2 \parallel R_{IN(\text{base})}$$

Substituting $R_{IN(\text{base})} = \beta_{DC} R_E$

$$R_2 \parallel \beta_{DC} R_E$$

A voltage-divider is formed by R_1 and the resistance from base to ground ($\beta_{DC} R_E$) in parallel with R_2 as shown in Figure 5-13(b). Applying the voltage-divider formula yields

$$V_B = \left(\frac{R_2 \parallel \beta_{DC} R_E}{R_1 + (R_2 \parallel \beta_{DC} R_E)} \right) V_{CC}$$

If $\beta_{DC} R_E \gg R_2$ (at least ten times greater), then the formula simplifies to

$$V_B \approx \left(\frac{R_2}{R_1 + R_2} \right) V_{CC}$$




Figure2-9: An npn transistor with voltage- divider bias.

Once you know the base voltage, you can determine the emitter voltage, which equals V_B less the value of the base-emitter drop (V_{BE}).

$$V_E = V_B - V_{BE}$$

You can find the emitter current by using Ohm's law.

$$I_E = \frac{V_E}{R_E}$$

Once you know I_E , you can find all the other circuit values

$$I_C = I_E$$

$$V_C = V_{CC} - I_C R_C$$

Once you know V_C and V_E , you can determine V_{CE} .

$$V_{CE} = V_C - V_E$$

Also, you can express V_{CE} in terms of I_C by using Kirchhoff's voltage law as follows:

$$V_{CC} - I_C R_C - I_E R_E - V_{CE} = 0$$

Since $I_C = I_E$,


$$V_{CE} = V_{CC} - I_C R_C - I_C R_E$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

Example

Determine V_{CE} and I_C in the voltage-divider biased transistor circuit of Figure 5-14 if $\beta_{DC} = 100$.

► FIGURE 5-14



Solution First, determine the dc input resistance at the base to see if it can be neglected.

$$R_{IN(base)} = \beta_{DC} R_E = (100)(560 \Omega) = 56 \text{ k}\Omega$$

A common rule-of-thumb is that if two resistors are in parallel and one is at least ten times the other, the total resistance is approximately equal to the smaller value. However, in some cases, this may result in unacceptable inaccuracy.

In this case, $R_{IN(base)} = 10R_2$, so neglect $R_{IN(base)}$. In the related exercise, you will rework this example taking $R_{IN(base)}$ into account and compare the difference. Proceed with the analysis by determining the base voltage.

$$V_B = \left(\frac{R_2}{R_1 + R_2} \right) V_{CC} = \left(\frac{5.6 \text{ k}\Omega}{15.6 \text{ k}\Omega} \right) 10 \text{ V} = 3.59 \text{ V}$$

So,

$$V_E = V_B - V_{BE} = 3.59 \text{ V} - 0.7 \text{ V} = 2.89 \text{ V}$$

and

$$I_E = \frac{V_E}{R_E} = \frac{2.89 \text{ V}}{560 \Omega} = 5.16 \text{ mA}$$

Therefore,

$$I_C = I_E = 5.16 \text{ mA}$$

and

$$V_{CE} = V_{CC} - I_C (R_C + R_E) = 10 \text{ V} - 5.16 \text{ mA}(1.56 \text{ k}\Omega) = 1.95 \text{ V}$$

Since $V_{CE} > 0 \text{ V}$ (or greater than a few tenths of a volt), you know that the transistor is *not* in saturation.

Stability of Voltage-Divider Bias

Another way to analyze a voltage-divider biased transistor circuit is to apply Thevenin's theorem. We will use this method to evaluate the stability of the circuit. First, let's get an equivalent base-emitter circuit for Figure 5-13 using Thevenin's theorem. Looking out from the base terminal, the bias circuit can be redrawn as shown in Figure 5-15(a). Apply Thevenin's theorem to the circuit left of point A, with V_{EE} replaced by a short to ground and the transistor disconnected from the circuit. The voltage at point A with respect to ground is

$$V_{TH} = \left(\frac{R_2}{R_1 + R_2} \right) V_{CC}$$

and the resistance is

$$R_{TH} = \frac{R_1 R_2}{R_1 + R_2}$$

The Thevenin equivalent of the bias circuit, connected to the transistor base, is shown in the beige box in Figure 2-10(b). Applying Kirchhoff's voltage law around the equivalent base-emitter loop gives

$$V_{TH} - V_{R_{TH}} - V_{BE} - V_{RE} = 0$$

Substituting, using Ohm's law, and solving for V_{TH} ,

$$V_{TH} = I_B R_{TH} + V_{BE} + I_E R_E$$

Substituting I_E / β_{DC} for I_B ,

$$V_{TH} = I_E (R_E + R_{TH} / \beta_{DC}) + V_{BE}$$

or, solving for I_E ,

$$I_E = \frac{V_{TH} - V_{BE}}{R_E + R_{TH} / \beta_{DC}}$$

If $R_E \gg R_{TH} / \beta_{DC}$, then

$$I_E \approx \frac{V_{TH} - V_{BE}}{R_E}$$

This last equation shows that I_E , and therefore I_C , is independent of β_{DC} (notice that β_{DC} does not appear in the equation) for the stated condition. This can be achieved in practice by selecting a value for R_E that is at least ten times the resistance of the parallel combination of the voltage-divider resistors (R_{TH}) divided by the minimum β_{DC} . Voltage-divider bias is widely used because reasonably good stability is achieved with a single supply voltage.




Figure2-10: Thevenizing the bias circuit.

Voltage-Divider Biased PNP Transistor

As you know, a pnp transistor requires bias polarities opposite to the npn. This can be accomplished with a negative collector supply voltage, as in Figure 5-16(a), or with a positive emitter supply voltage, as in Figure 2-11(b). In a schematic, the pnp is often drawn upside down so that the supply voltage line can be drawn across the top of the schematic and ground at the bottom, as in Figure 2-12. The analysis procedure is basically the same as for an npn transistor circuit, as demonstrated in the following steps with reference to Figure 2-12. The base voltage is determined by using the voltage-divider formula.

$$V_B = \left(\frac{R_1}{R_1 + R_2 \parallel \beta_{DC} R_E} \right) V_{EE}$$

and

$$V_E = V_B + V_{BE}$$

By Ohm's law,

$$I_E = \frac{V_{EE} - V_E}{R_E}$$

and

$$V_C = I_C R_C$$

Therefore,

$$V_{EC} = V_E - V_C$$





Figure2-11

Figure2-12

Example

Find I_C and V_{EC} for the *npn* transistor circuit in Figure 5–18.

► FIGURE 5–18



Solution First, check to see if $R_{IN(\text{base})}$ can be neglected.

$$R_{IN(\text{base})} = \beta_{DC} R_E = (150)(1.0 \text{ k}\Omega) = 150 \text{ k}\Omega$$

Since 150 kΩ is more than ten times R_2 , the condition $\beta_{DC} R_E \gg R_2$ is met and $R_{IN(\text{base})}$ can be neglected. Now, calculate V_B .

$$V_B \cong \left(\frac{R_1}{R_1 + R_2} \right) V_{EE} = \left(\frac{22 \text{ k}\Omega}{32 \text{ k}\Omega} \right) 10 \text{ V} = 6.88 \text{ V}$$

Then

$$V_E = V_B + V_{BE} = 6.88 \text{ V} + 0.7 \text{ V} = 7.58 \text{ V}$$

and

$$I_E = \frac{V_{EE} - V_E}{R_E} = \frac{10 \text{ V} - 7.58 \text{ V}}{1.0 \text{ k}\Omega} = 2.42 \text{ mA}$$

From I_E , you can determine I_C and V_{CE} as follows:

$$I_C = I_E = 2.42 \text{ mA}$$

and

$$V_C = I_C R_C = (2.42 \text{ mA})(2.2 \text{ k}\Omega) = 5.32 \text{ V}$$

Therefore,

$$V_{EC} = V_E - V_C = 7.58 \text{ V} - 5.32 \text{ V} = 2.26 \text{ V}$$

Example

Find I_C and V_{CE} for a *npn* transistor circuit with these values: $R_1 = 68 \text{ k}\Omega$, $R_2 = 47 \text{ k}\Omega$, $R_C = 1.8 \text{ k}\Omega$, $R_E = 2.2 \text{ k}\Omega$, $V_{CC} = -6 \text{ V}$, and $\beta_{DC} = 75$. Refer to Figure 5-16(a), which shows the schematic with a negative supply voltage.

Solution

$$R_{IN(\text{base})} = \beta_{DC} R_E = 75(2.2 \text{ k}\Omega) = 165 \text{ k}\Omega$$

Since $R_{IN(\text{base})}$ is not ten times greater than R_2 , it must be taken into account. Determine the base voltage as follows:

$$\begin{aligned} V_B &= \left(\frac{R_2 \parallel R_{IN(\text{base})}}{R_1 + R_2 \parallel R_{IN(\text{base})}} \right) V_{CC} = \left(\frac{47 \text{ k}\Omega \parallel 165 \text{ k}\Omega}{68 \text{ k}\Omega + 47 \text{ k}\Omega \parallel 165 \text{ k}\Omega} \right) (-6 \text{ V}) \\ &= \left(\frac{36.6 \text{ k}\Omega}{68 \text{ k}\Omega + 36.6 \text{ k}\Omega} \right) (-6 \text{ V}) = -2.1 \text{ V} \end{aligned}$$

Next, calculate the emitter voltage and current.

$$V_E = V_B + V_{BE} = -2.1 \text{ V} + 0.7 \text{ V} = -1.4 \text{ V}$$

$$I_E = \frac{V_E}{R_E} = \frac{-1.4 \text{ V}}{2.2 \text{ k}\Omega} = -636 \mu\text{A}$$

From I_E , you can determine I_C and V_{CE} as follows:

$$I_C \approx I_E = -636 \mu\text{A}$$

$$V_C = V_{CC} - I_C R_C = -6 \text{ V} - (-636 \mu\text{A})(1.8 \text{ k}\Omega) = -4.86 \text{ V}$$

$$V_{CE} = V_C - V_E = -4.86 \text{ V} - (-1.4 \text{ V}) = -3.46 \text{ V}$$

Emitter Bias

Emitter bias uses both a positive and a negative supply voltage. In the circuit shown in Figure 2-13, the V_{EE} supply voltage forward-biases the base-emitter junction. Kirchhoff's voltage law applied around the base-emitter circuit in part (a), which has been redrawn in part (b) for analysis, gives the following equation:

$$V_{EE} + V_{RB} + V_{BE} + V_{RE} = 0$$

Substituting, using Ohm's law,

$$V_{EE} + I_B R_B + V_{BE} + I_E R_E = 0$$

Solving for V_{EE} ,

$$I_B R_B + I_E R_E + V_{BE} = -V_{EE}$$

Since $I_C = I_E$ and $I_C = \beta_{DC} I_B$

$$I_B = \frac{I_E}{\beta_{DC}}$$

Substituting for I_B ,

$$\left(\frac{I_E}{\beta_{DC}} \right) R_B + I_E R_E + V_{BE} = -V_{EE}$$

Factoring out I_E yields

$$I_E \left(\frac{R_B}{\beta_{DC}} + R_E \right) + V_{BE} = -V_{EE}$$

Transposing V_{BE} and then solving for I_E ,

$$I_E = \frac{-V_{EE} - V_{BE}}{R_E + R_B/\beta_{DC}}$$

Since $I_C = I_E$,

$$I_C = \frac{-V_{EE} - V_{BE}}{R_E + R_B/\beta_{DC}}$$




Figure2-13: An npn transistor with emitter bias. Polarities are reversed for a pnp transistor. Single subscripts indicate voltages with respect to ground.

Voltages with respect to ground are indicated by a single subscript. The emitter voltage with respect to ground is

$$V_E = V_{EE} + I_E R_E$$

The base voltage with respect to ground is

$$V_B = V_E + V_{BE}$$

The collector voltage with respect to ground is

$$V_C = V_{CC} - I_C R_C$$

Q-Point Stability of Emitter Bias The formula for I_E shows that the emitter bias circuit is dependent on V_{BE} and β_{DC} , both of which change with temperature and current.

$$I_E = \frac{-V_{EE} - V_{BE}}{R_E + R_B / \beta_{DC}}$$

If $R_E \gg R_B / \beta_{DC}$, the R_B / β_{DC} term can be dropped and the equation becomes

$$I_E \cong \frac{-V_{EE} - V_{BE}}{R_E}$$

This condition makes I_E essentially independent of β_{DC} .

A further approximation can be made; if $V_{EE} \gg V_{BE}$, the V_{BE} term can be dropped.

$$I_E \cong \frac{V_{EE}}{R_E}$$


This condition makes I_E essentially independent of V_{BE} .

If I_E is independent of β_{DC} and V_{BE} , then the Q-point is not affected by variations in these parameters. Thus, emitter bias can provide a stable Q-point if properly designed.

Example

Determine how much the Q-point (I_C , V_{CE}) for the circuit in Figure 5-22 will change over a temperature range where β_{DC} increases from 85 to 100 and V_{BE} decreases from 0.7 V to 0.6 V.

► FIGURE 5-22



Solution For $\beta_{DC} = 85$ and $V_{BE} = 0.7$ V,

$$I_{C(1)} \cong I_E = \frac{-V_{EE} - V_{BE}}{R_E + R_B/\beta_{DC}} = \frac{-(-20 \text{ V}) - 0.7 \text{ V}}{10 \text{ k}\Omega + 100 \text{ k}\Omega/85} = 1.73 \text{ mA}$$

$$V_C = V_{CC} - I_C R_C = 20 \text{ V} - (1.73 \text{ mA})(4.7 \text{ k}\Omega) = 11.9 \text{ V}$$

$$V_E = V_{EE} + I_E R_E = -20 \text{ V} + (1.73 \text{ mA})(10 \text{ k}\Omega) = -2.7 \text{ V}$$

Therefore,

$$V_{CE(1)} = V_C - V_E = 11.9 \text{ V} - (-2.7 \text{ V}) = 14.6 \text{ V}$$

For $\beta_{DC} = 100$ and $V_{BE} = 0.6$ V,

$$I_{C(2)} \cong I_E = \frac{-V_{EE} - V_{BE}}{R_E + R_B/\beta_{DC}} = \frac{-(-20 \text{ V}) - 0.6 \text{ V}}{10 \text{ k}\Omega + 100 \text{ k}\Omega/100} = 1.76 \text{ mA}$$

$$V_C = V_{CC} - I_C R_C = 20 \text{ V} - (1.76 \text{ mA})(4.7 \text{ k}\Omega) = 11.7 \text{ V}$$

$$V_E = V_{EE} + I_E R_E = -20 \text{ V} + (1.76 \text{ mA})(10 \text{ k}\Omega) = -2.4 \text{ V}$$

Therefore,

$$V_{CE(2)} = V_C - V_E = 11.7 \text{ V} - (-2.4 \text{ V}) = 14.1 \text{ V}$$

The percent change in I_C as β_{DC} changes from 85 to 100 and V_{BE} changes from 0.7 V to 0.6 V is

$$\% \Delta I_C = \left(\frac{I_{C(2)} - I_{C(1)}}{I_{C(1)}} \right) 100\% = \left(\frac{1.76 \text{ mA} - 1.73 \text{ mA}}{1.73 \text{ mA}} \right) 100\% = 1.73\%$$

The percent change in V_{CE} is

$$\% \Delta V_{CE} = \left(\frac{V_{CE(2)} - V_{CE(1)}}{V_{CE(1)}} \right) 100\% = \left(\frac{14.1 \text{ V} - 14.6 \text{ V}}{14.6 \text{ V}} \right) 100\% = -3.42\%$$

Collector-Feedback Bias

In Figure 2-14, the base resistor R_B is connected to the collector rather than to V_{CC} , as it was in the base bias arrangement discussed earlier. The collector voltage provides the bias for the base-emitter junction. The negative feedback creates an "offsetting" effect that tends to keep the Q-point stable. If I_C tries to increase, it drops more voltage across R_C , thereby causing V_C to decrease. When V_C decreases, there is a decrease in voltage across R_B , which decreases I_B . The decrease in I_B produces less I_C which, in turn, drops less voltage across R_C and thus offsets the decrease in V_C .

Analysis of a Collector-Feedback Bias Circuit By Ohm's law, the base current can be expressed as

$$I_B = \frac{V_C - V_{BE}}{R_B}$$

Let's assume that $I_C \gg I_B$. The collector voltage is

$$V_C = V_{CC} - I_C R_C$$

Also,

$$I_B = \frac{I_C}{\beta_{DC}}$$

Substituting for I_B and V_C in the equation $I_B = (V_C - V_{BE})/R_B$,

$$\frac{I_C}{\beta_{DC}} = \frac{V_{CC} - I_C R_C - V_{BE}}{R_B}$$

The terms can be arranged so that

$$\frac{I_C R_B}{\beta_{DC}} + I_C R_C = V_{CC} - V_{BE}$$

Then you can solve for I_C as follows:

$$I_C (R_C + R_B/\beta_{DC}) = V_{CC} - V_{BE}$$
$$I_C = \frac{V_{CC} - V_{BE}}{R_C + R_B/\beta_{DC}}$$


Since the emitter is ground, $V_{CE} = V_C$.

$$V_{CE} = V_{CC} - I_C R_C$$

Example

Calculate the Q-point values (I_C and V_{CE}) for the circuit in Figure 5-24.

► FIGURE 5-24



Solution Using Equation 5-11, the collector current is

$$I_C = \frac{V_{CC} - V_{BE}}{R_C + R_B/\beta_{DC}} = \frac{10 \text{ V} - 0.7 \text{ V}}{10 \text{ k}\Omega + 100 \text{ k}\Omega/100} = 845 \mu\text{A}$$

Using Equation 5-12, the collector-to-emitter voltage is

$$V_{CE} = V_{CC} - I_C R_C = 10 \text{ V} - (845 \mu\text{A})(10 \text{ k}\Omega) = 1.55 \text{ V}$$

SELF TEST:

- The maximum value of collector current in a biased transistor is
 - $\beta_{DC} I_B$
 - $I_C(\text{sat})$
 - greater than I_E
 - $I_E - I_B$
- Ideally, a dc load line is a straight line drawn on the collector characteristic curves between
 - the Q-point and cutoff
 - the Q-point and saturation
 - $V_{CE}(\text{cutoff})$ and $I_C(\text{sat})$
 - $I_B = 0$ and $I_B = I_C/\beta_{DC}$
- If a sinusoidal voltage is applied to the base of a biased npn transistor and the resulting sinusoidal collector voltage is clipped near zero volts, the transistor is
 - being driven into saturation
 - being driven into cutoff
 - operating nonlinearly
 - answers (a) and (c)
 - answers (b) and (c)
- The input resistance at the base of a biased transistor depends mainly on
 - β_{DC}
 - R_B
 - R_E
 - β_{DC} and R_E
- In a voltage-divider biased transistor circuit such as in Figure 5-13, $R_{in(\text{base})}$ can generally be neglected in calculations when
 - $R_{in(\text{base})} \gg R_z$
 - $R_z \gg I_B R_{in(\text{base})}$
 - $R_{in(\text{base})} \gg I_B R_z$
 - $R_1 \ll R_z$
- In a certain voltage-divider biased npn transistor, V_B is 2.95 V. The dc emitter voltage is approximately

- (a) 2.25 V
- (b) 2.95 V
- (c) 3.65 V
- (d) 0.7 V

7. Voltage-divider bias

- (a) cannot be independent of β_{DC}
- (b) can be essentially independent of β_{DC}
- (c) is not widely used
- (d) requires fewer components than all the other methods

8. The disadvantage of base bias is that

- (a) it is very complex
- (b) it produces low gain
- (c) it is too beta dependent
- (d) it produces high leakage current

9. Emitter bias is

- (a) essentially independent of β_{DC}
- (b) very dependent on β_{DC}
- (c) provides a stable bias point
- (d) answers (a) and (c)

10. In an emitter bias circuit, $R_E = 2.7 \text{ k}\Omega$ and $V_{EE} = 15 \text{ V}$. The emitter current

- (a) is 5.3 mA
- (b) is 2.7 mA
- (c) is 180 mA
- (d) cannot be determined

11. Collector-feedback bias is

- (a) based on the principle of positive feedback
- (b) based on the principle of negative feedback
- (c) based on beta multiplication
- (d) not very stable

12. In a voltage-divider biased npn transistor. if the upper voltage-divider resistor (the one connected to V_{CC}) opens,

- (a) the transistor goes into cutoff
- (b) the transistor goes into saturation
- (c) the transistor burns out
- (d) the supply voltage is too high

13. In a voltage-divider biased npn transistor. if the lower voltage-divider resistor (the one connected to ground) opens,

- (a) the transistor is not affected
- (b) the transistor may be driven into cutoff
- (c) the transistor may be driven into saturation
- (d) the collector current will decrease

14. In a voltage-divider biased pnp transistor, there is no base current. but the base voltage is

approximately correct. The most likely problem(s) is

- (a) a bias resistor is open
- (b) the collector resistor is open
- (c) the base-emitter junction is open
- (d) the emitter resistor is open
- (e) answers (a) and (c)
- (f) answers (c) and (d)

Problems:

1. The output (collector voltage) of a biased transistor amplifier is shown in Figure 2-13. Is the transistor biased too close to cutoff or too close to saturation?




Fig.2-13

2. Determine the intercept points of the dc load line on the vertical and horizontal axes of the collector-characteristic curves for the circuit in Figure 2-14.




Fig. 2-14

3. Assume that you wish to bias the transistor in Figure 2-14 with $I_B = 20 \mu\text{A}$. To what voltage must you change the V_{BB} supply? What are I_C and V_{CE} at the Q-point, given that $\beta_{DC} = 50$?
4. Design a biased-transistor circuit using $V_{BB} = V_{CC} = 10 \text{ V}$ for a Q-point of $I_C = 5 \text{ mA}$ and $V_{CE} = 4 \text{ V}$. Assume $\beta_{DC} = 100$. The design involves finding R_B , R_C and the minimum power rating of the transistor. (The actual power rating should be greater.) Sketch the circuit.

5. Determine whether the transistor in Figure 2-15 is biased in cutoff, saturation, or the linear region. Keep in mind that $I_C = \beta I_B$ is valid only in the linear region.




Fig.2-15

6. What is the minimum value of β_{DC} in Figure 2-15 that makes $R_{IN}(\text{base}) = 10 R_2$?
7. The bias resistor R_2 in Figure 2-15 is replaced by a 15 k Ω potentiometer. What minimum resistance setting causes saturation?
8. If the potentiometer described in Problem 10 is set at 2 k Ω , what are the values for I_C and V_{CE} ?
9. Determine all transistor terminal voltages with respect to ground in Fig.2-16. Do not neglect the input resistance at the base or V_{BE} .
10. Show the connections required to replace the transistor in Figure 2-16 with a PNP device.




Fig.2-15




Fig.2-16

11. Determine I_B , I_C , and V_{CE} for a base-biased transistor circuit with the following values: $\beta_{DC} = 90$. $V_{CC} = 12$ V. $R_B = 22$ k Ω and $R_C = 100$ Ω .
12. If β_{DC} in Problem 11 doubles over temperature, what are the Q-point values?
13. You have two base bias circuits connected for testing. They are identical except that one is biased with a separate V_{BB} source and the other is biased with the base resistor connected to V_{CC} . Ammeters are connected to measure collector current in each circuit. You vary the V_{CC} supply voltage and observe that the collector current varies in one circuit. but not in the other.
In which circuit does the collector current change? Explain your observation.
The data sheet for a particular transistor specifies a minimum f_{30c} of 50 and a maximum f_{30c} of 125. What range of Q-point values can be expected if an attempt is made to mass-produce the circuit in Figure 5--42? Is this range acceptable if the Q-point must remain in the transistor's linear region?

- The maximum value of collector current in a biased transistor is
 - $\beta_{DC} I_B$
 - $I_{C(sat)}$
 - greater than I_E
 - $I_E - I_B$
- Ideally, a dc load line is a straight line drawn on the collector characteristic curves between
 - the Q-point and cutoff
 - the Q-point and saturation
 - $V_{CE(sat)}$ and $I_{C(sat)}$
 - $I_B = 0$ and $I_B = I_C/\beta_{DC}$
- If a sinusoidal voltage is applied to the base of a biased *npn* transistor and the resulting sinusoidal collector voltage is clipped near zero volts, the transistor is
 - being driven into saturation
 - being driven into cutoff
 - operating nonlinearly
 - answers (a) and (c)
 - answers (b) and (c)
- The input resistance at the base of a biased transistor depends mainly on
 - β_{DC}
 - R_B
 - R_E
 - β_{DC} and R_E
- In a voltage-divider biased transistor circuit such as in Figure 5-13, $R_{TH(base)}$ can generally be neglected in calculations when
 - $R_{TH(base)} > R_2$
 - $R_2 > 10R_{TH(base)}$
 - $R_{TH(base)} > 10\beta_1$
 - $R_1 \ll R_2$
- In a certain voltage-divider biased *npn* transistor, V_B is 2.95 V. The dc emitter voltage is approximately
 - 2.25 V
 - 2.95 V
 - 3.65 V
 - 0.7 V
- Voltage-divider bias
 - cannot be independent of β_{DC}
 - can be essentially independent of β_{DC}
 - is not widely used
 - requires fewer components than all the other methods
- The disadvantage of base bias is that
 - it is very complex
 - it produces low gain
 - it is too beta dependent
 - it produces high leakage currents
- Emitter bias is
 - essentially independent of β_{DC}
 - very dependent on β_{DC}
 - provides a stable bias point
 - answers (a) and (c)
- In an emitter bias circuit, $R_E = 2.7 \text{ k}\Omega$ and $V_{EE} = 15 \text{ V}$. The emitter current
 - is 5.3 mA
 - is 2.7 mA
 - is 180 mA
 - cannot be determined

12. In a voltage-divider biased *npn* transistor, if the upper voltage-divider resistor (the one connected to V_{CC}) opens,
- (a) the transistor goes into cutoff
 - (b) the transistor goes into saturation
 - (c) the transistor burns out
 - (d) the supply voltage is too high
13. In a voltage-divider biased *npn* transistor, if the lower voltage-divider resistor (the one connected to ground) opens,
- (a) the transistor is not affected
 - (b) the transistor may be driven into cutoff
 - (c) the transistor may be driven into saturation
 - (d) the collector current will decrease
14. In a voltage-divider biased *pnp* transistor, there is no base current, but the base voltage is approximately correct. The most likely problem(s) is
- (a) a bias resistor is open
 - (b) the collector resistor is open
 - (c) the base-emitter junction is open
 - (d) the emitter resistor is open
 - (e) answers (a) and (c)
 - (f) answers (c) and (d)

CHAPTER THREE

6-1 AMPLIFIER OPERATION

The biasing of a transistor is purely a dc operation. The purpose of biasing is to establish a Q-point about which variations in current and voltage can occur in response to an ac input signal. In applications where small signal voltages must be amplified—such as from an antenna or a microphone—variations about the Q-point are relatively small. Amplifiers designed to handle these small ac signals are often referred to as small-signal amplifiers.

After completing this section, you should be able to


- Understand the amplifier concept
- Interpret labels used for dc and ac voltages and currents
- Discuss the general operation of a small-signal amplifier
- Analyze ac load line operation
- Describe phase inversion

AC Quantities

In the previous chapters, dc quantities were identified by nonitalic uppercase (capital) subscripts such as I_C , I_B , V_C , and V_{CE} . Lowercase italic subscripts are used to indicate ac quantities of rms, peak, and peak-to-peak currents and voltages: for example, i_c , i_b , v_c , and v_{ce} (rms values are assumed unless otherwise stated). Instantaneous quantities are represented by both lowercase letters and subscripts such as i_c , i_b , i_e , and v_{ce} . Figure 6-1 illustrates these quantities for a specific voltage waveform.

FIGURE 6-1

V_{ce} can represent rms, average, peak, or peak-to-peak, but rms will be assumed unless stated otherwise. v_{ce} can be any instantaneous value on the curve.



In addition to currents and voltages, resistances often have different values when a circuit is analyzed from an ac viewpoint as opposed to a dc viewpoint. Lowercase subscripts are used to identify ac resistance values. For example, R_c is the ac collector resistance, and R_C is the dc collector resistance. You will see the need for this distinction later. Resistance values *internal* to the transistor use a lowercase r . An example is the internal ac emitter resistance, r_e .

